Massive parallel neural interfaces are limited by power and bandwidth constraints caused by large volumes of neural data. This project addresses these challenges by developing near-sensor neural signal processing and data compression techniques, enabling scalable and energy-efficient brain–machine interfaces through on-chip solutions.